


PCB STACK UP


LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

SA8 SYSTEM DIAGRAM





PROJECT : SA8
Quanta Computer Inc.

Size Custom Document Number Block Diagram Rev 1A
Date: Sheet 1 of 46




CLOCKS name	UMA	DISCRETE	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	RP49 STUFF	RP49 STUFF	to NB for VGA reference clock
EXT_GFX_CLKP EXT_GFX_CLKN	RP48 NC	RP48 STUFF	to M86-M external reference clock
NBGP_X_CLKP NBGP_X_CLKN	RP43 NC	RP43 NC	to NB for RX780 for PCIEX2 interface reference clock only RS780 is internal share with AC-LINK clock, RS780 not need
SBLINK_CLKP SBLINK_CLKN	RP51 STUFF	RP51 STUFF	to NB for AC-LINK reference clock



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

SEL_HTT66	1	66 Mhz 3.3V single ended HTT clock
	0*	100 Mhz differential HTT clock
SEL_SATA	1*	100 Mhz non-spreading differential SRC clock
	0	100 Mhz spreading differential SRC clock
SEL_27	1	27Mhz and 27M SS outputs
	0*	100 Mhz SRC clock




PROJECT : SA8
Quanta Computer Inc.


Size Custom	Document Number	Rev 2A
Date:	Clock Gen	

Sheet 2 of 46


PLACE CLOSE TO CPU WITHIN 1"






Processor Memory Interface





Place close to socket



PROJECT : SA8
Quanta Computer Inc.



PROCESSOR POWER AND GROUND




For fix HyperTransport nets across plane splits

EC C-11 2/20 Change CPU thermal IC to 781-1P8.

NR2/RD1

PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number S1G2 PWR & GND 3/3	Rev 2A
Date:	Sheet 5 of 46	




PROJECT : SA8
Quanta Computer Inc.




4,6 MEM_MA_ADD[0..15] MEM_MA_ADD[0..15]

4,6 MEM_MA_BANK[0..2] MEM_MA_BANK[0..2]




PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH





4,6 MEM_MB_ADD[0..15] MEM_MB_ADD[0..15]

4,6 MEM_MB_BANK[0..2] MEM_MB_BANK[0..2]




PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH



PROJECT : SA8
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
NR2/RD1		1A
Date:	Sheet 7 of 46	



signals	RS780	RX780
HT_TXCALP	R401 300 ohm 1%	R401 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R400 300 ohm 1%	R400 1.21k ohm 1%
HT_RXCALN		

SIDE-PORT Reserved


This block is for UMA RS780 only , RX780 NC



PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number RS780MN-HT LINK I/F 1/4	Rev 1A
Date:	Sheet 8 of 46	

Close to North Bridge




DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

To HDMI CONN





	RX780/RS780
NB_PCIECALRP	1.27K (GND)
GPP4	GPP4
GPP5	GPP5

**PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U600**










F12-DELETE R255,R254,R242,R258,R474 0 ohm



To Azalia



To Modem Board




USB OC

HD AUDIO

INTEGRATED uC

SB JTAG



PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number	Rev
	SB700-ACPI/GPIO/USB 2/4	2A
Date:	Sheet 13 of 46	




Size Custom	Document Number SB700-PWR/DECOUPLING 4/4	Rev 2A
Date:	Sheet 15 of 46	



OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.


16

It must ready
refoe RSMRST#



	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT


REQUIRED STRAPS



GPIO16 GPIO17

TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC


DEBUG STRAPS SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



Ver.B Add AD[30..31] Reserved PD.

Use 2.2K PD.

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)



NB/SB POWER GOOD CIRCUIT

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	



AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5

PROJECT : SA8
Quanta Computer Inc.

Size Custom
Date: Sheet 16 of 46



Document Number
SB700-STRAPS

Rev 2A





PROJECT : SA8
Quanta Computer Inc.
















































Size B	Document Number	Rev
NB2/RD1	GFPC(PCIE I/F)	1A
Date:	Sheet 17 of 46	




MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix	16*32 700	HY5RS123235BFP-14
0001	Qimonda	16*32 700	HY818H10321AF-14
0010	Samsung	16*32 700	NA
0011	Hynix	32X32	HY5RS123235BFP-14
0100	Qimonda	32X32 700	NA
0101	Samsung	32X32	HY5RS123235BFP-11
0110	Hynix	16*32 900	NA
0111	Reserved		
1000	Reserved		
1001	Reserved		
1010	Reserved		
1011	Reserved		
1100	Reserved		
1101	Reserved		
1110	Reserved		
1111	Reserved		



F14-DELETE R41 0 ohm



STRAP




EC C-12 2/20 For M86 HDMI audio issue.

CONFIGURATION STRAPS

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M8x-M)	NA	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82-S)	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE
RSVD = ATI RESERVED
(DO NOT INSTALL)


Thermal Sensor



Need to pull-high +3VPCU in M/B side

EC C-10 2/20 Change VGA thermal IC to 781-1P8.


EEPROM




PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number STRAP & Others	Rev 1A
Date:	Sheet 21 of 46	

Channel B-2




UMA AND DISCRETE SELECT




SA8 not support HDMI hybrid

HDMI PORT



LAYOUT must support connectors from JAE, Molex, and Acon

F16-DELETE L2,L3 0 ohm




Close to HDMI Connector
DDC4 is 5V tolerance , the MOSFET level shifter no need



PROJECT : SA8
Quanta Computer Inc.

Size	Document Number	Rev
B	HDMI CONN	2A
Date:	Sheet 23 of 46	


HDMI HPD SENSE




UMA Hybrid

PR2	X	V
PR3	V	X


From RS780M For UMA




From M86 for Hybrid




for Layout concern
placement close
HDMI conn



Close to HDMI Connector




UMA NC




Ver.B delete discrete only selection.

Ver.B Update






Inverter Wired OR




LCDVcc Wired OR


Rev.C: Gate terminal on both Q50 and Q51 must be changed from +3.3V to +3V_D





LCD CONNECTOR(Include WEB CAM function)





BACKLIGHT CONTROL



PANEL VCC CONTROL







[illegible]

SATA ODD CONNECTOR

Ver.B Change footprint for SMT issue.





SATA HDD CONNECTOR





PROJECT : SA8
Quantia Computer Inc.

Size Custom	Document Number SATA HDD ODD	Rev 2A
Date:	Sheet 29 of 46	

MiniCard WLAN connector 1



MiniCard connector 2



PROJECT : SA8
Quanta Computer Inc.


Size	Custom
------	--------

Size Custom	Document Number MINI PCIe Card X2
----------------	---

Rev
2A


Date:	Sheet 30 of 46
-------	----------------

BLUETOOTH CONNECTOR




FINGERPRINT CONNECTOR

F21-DELETE R267,R268 0 ohm



Ver.B Change Footprint for SMT issue


For MDC Module





Ver.B EMI BOM change

TO RJ11/USB PORT



F22-DELETE R538,R540 0 ohm



Ver.B Close to CN25.1




Ver.B Add for EMI.




PROJECT : SA8
Quanta Computer Inc.


Size Custom	Document Number USB CONN X2ports	Rev 2A
Date:	Sheet 32 of 46	



TOUCHPAD SWITCH CONN




Ver.B Change Footprint for SMT issue





KEYBOARD


For New Keyboard use.



Ver.B Change Footprint for SMT issue




Ver.B BOM change for EMI.



Ver.B Change Footprint for SMT issue

F24-DELETE R307,R308 0 ohm

LED INDICATOR




Ver.B remove


SWITCH/Volume cintral BOARD

WIRELESS LED


From ICH8-M




LED POWER DISCHARGE



Ver.B Add Reserved ESD solution.



BC C-01 2/20 For LED +3.3V_LED and +5V_LED leak electricity.




PROJECT : SA8
Quanta Computer Inc.


Size Custom	Document Number	Rev 2A
Date:	TP/KB/LED/SW CONN.	
	Sheet 34 of 46	

[illegible]

0.75A need 30~40 mil



Ver.B Change Footprint



ADP TYPE	Rhigh	P/N
65W	178K/F_4	CS41782FB11
90W	11K/F_4	CS31102FB11



PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number CHARGER (ISL6251)	Rev 2A
Date:	Sheet 36 of 46	

+5Volt +/- 5%
 Countinue current:7.5A
 OCP minimum:10A

Del PJP1
 and PJP2


$V_{out}=0.7(R_a+R_b)/R_b$
 Rb around 49.9k

C-Test Modify

$I_{lim} \cdot MOSFET(R_{DS(on)}) = V_{ILIM}(mV) / 10$
 $V_{ILIM}(mV) = 5\mu A \cdot R_{ILIM}$

EC C-13 2/21 For SMT open issue.

Ver.B Change from .1U to 22U F30 rev.



TON: 5V / 3.3V
 GND = 400 / 500KHz
 REF = 400 / 300KHz
 VCC = 200 / 300KHz

Place these CAPS
 close to FETs

Ver.B BOM change

+3.3Volt +/- 5%
 Countinue current:7.5A
 OCP minimum:10A

Del PJP5
 and PJP6

Ver.B Change SHORT PAD

F30 rev.

C-Test Modify

+3.3V_ALW

+3V
 5.76A

S0-S1

$Ton = 3.85p * R_TON * VOUT / (VIN - 0.5)$
 $Frequency = Vout / (VIN * TON)$

Ver.B Change PR21 from 0 to 2.2.

Place these CAPS
close to FETs

**+1.2V
15A**

S0-S1

**Del PJP8
and PJP9**

Ver.B Change Short PAD

+1.1V

7.0A

S0-S1

**Del PJP3
and PJP4**






Ver.B Change Short PAD

DYN_PWR_EN	High	Low
+1.1V_DYN	1.0	1.1







PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number +1.2V & +1.1V(RT8204)	Rev 2A
Date:	Sheet 38 of 46	





PWRCTL1	PWRCTL0	VDD_CORE
0	0	1.1V
0	1	0.9V
1	0	0.95V
1	1	X





```
Ver.B Delete Hole11, Hole12
      Change Hole23,27 to BOT side.
      Change Hole5 Footprint and Side.
```



PAGE 2

- (1) Update Xtal Y2 Cload to 33P...12/25

PAGE 3

- (1) Add C807 for Old CPU Boot-up issue.
(2) NC R212 for Debug reserved.
(3) Correct RST1, PWROK, LDTSTOP, L, LDTREQ, L to +1.8V...12/14
(4) Add R594, R595, R596 for Griffin Sighting issue...12/18
(5) Add test PAD for TEST7, TEST8...12/18

PAGE 5

- (1) Correct SM Bus Level Shift VGS control.

PAGE 6

- (1) Modify DDR Socket footprint, and change Part to Heigh 4/8.

PAGE 10

- (1) Add CRT Sync and DDC connection for Hybrid.
(2) Add Hot Plug TMD5 connection. for M86.
(3) Modify PX_EN control logic.
(4) Update PX_EN control logic, add R586 for UMA reserved..12/14

PAGE 11

- (1) Mount L32 for NB 1.2V source.

PAGE 12

- (1) Correct CMOS Battery connector connection.
(2) Connect GPIO35 for PX_EN control
(3) C698, C364 change BOM for EMI...12/17

PAGE 13

- (1) Correct GPIO6, GPIO39 netname.
(2) Change USB Port9 to Port2 due to Phoenix BIOS can't program in DOS mode.
(3) Correct R180 BOM error
(4) Add R583 to pull high PCI_PME# to solve CardController S3 floating issue...12/12
(5) Add L86 for EMI...12/17

PAGE 14

- (1) Correct U12 Power and GND Pin define.
(2) Update 25MHz Xtal Cload to 27P...12/25

PAGE 15

- (1) Correct U27.F12 connection.

PAGE 16

- (1) Reserve R486 for old version of SB700.
(2) Add AD[30...31] Reserved PD...12/17

PAGE 18

- (1) Correct HDMI P/N connection for Discrete HDMI issue... 12/14
(2) Update XTAL Y3 to 6.8P...12/25

PAGE 23

- (1) Add Isolation Logic for HPD signal...Cancel change on 12/18

PAGE 24

- (1) Remove VGA to LVDS Jump connection.RN1,2,3,4,5,7,9,13.
(2) Add isolation and Wired Or Logic for LVDS control signal.

PAGE 25

- (1) Add U1/U2 Synce connection from VGA for Hybrid.
(2) Change +5VCKT source for DDC leakage issue.
(3) Add F2 for CRT Pin9 5V current limit.
(4) Add isolation Logic for Sync control.
(5) Change L18, L19, L21 BOM for EMI...12/17

PAGE 26

- (1) Change 10/100 transformer PN for material issue...12/31

PAGE 27

- (1) Remove C110, C111 for VCC fast discharge...12/20

PAGE 28

- (1) Swap AMP Pin9/7 connection to Pin5/17 for Singal
End input Spec, Also change 726 to IU for pop issue.
(2) Change Q38 to 2N7002E... 12/12
(3) Add ESD solution(Reserved) for Audio...12/14
(4) Add 100Ohm in series with DMIC_CLK...12/14
(5) EMI BOM change for Speaker out...12/17
(6) Add R591, R592, R593 for ADO/GND EMI...12/17

PAGE 29

- (1) Change SATA ODD connector for SMT issue.

PAGE 30

- (1) Add LPC connection for CN26, Futher Wirelss support.

PAGE 31

- (1) Change CN5 Footprint for SMT issue..12/12
(2) Add EC31 close to CN25.1 for EMI...12/17
(3) Add L84, C814 for BICLK EMI...12/17
(4) Change R569, C798 BOM for EMI...12/17

PAGE 32

- (1) Delete C492, Already have USB Bulk in design.

PAGE 33

- (1) Correct ABDATA netname.
(2) Correct EC output ABCLK,ABDATA netname.
(3) Correct VRON net and remove R546 due to VRON pull-low at power page.
(4) Correct SM Bus level shift VGS control.
(5) Add R572 to connect VRON.
(6) Add ESD(Reserved) solution for Ied_On#1 and LED_ON#...12/14
(7) Add L85, C813 for VRON EMI...12/17
(8) Update Xtal Y6 Cload to 18P...12/25

PAGE 34

- (1) Remove ODD LED indicator.
(2) Change CN10 Footprint for SMT issue...12/12
(3) Change CN8 Footprint for SMT issue...12/12
(4) Change CN3 Footprint for SMT issue...12/12
(4) C802 BOM change for EMI...12/17

POWER CHANGES

PAGE 36

- (1) Change PR214/PR216 from 100K to 10K.
(2) Change CN15 DC Jack Footprint for SMT issue.
(3) Delete PC185, PC184.
(4) PR134, PC103 BOM change for EMI...12/17
(5) PC101, PC168, PC165, PC166 change BOM...12/17
(6) NC PQ38, PR205, Mount PR151...12/19

PAGE 37

- (1) Change PJPl, 2, 5, 6 Open PAD to SHORT PAD
(2) Change PC21, PC18 from .1U to 22U
(3) PC127, PC29 change BOM...12/17

PAGE 38

- (1) Change PJP8, 9, 3, 4 Open PAD to SHORT PAD
(2) Change PR21/PR36 from 0 to 2.2.
(3) PQ46 remove...12/17
(4) Change PL4 PN...12/17
(5) PC134 change BOM...12/17

PAGE 39

- (1) Change PJP12, 13, 14 Open PAD to SHORT PAD
(2) Remove PR162 due to HWPG Pull-High at EC Page.
(3) Change PQ60, 62, 63 footprint and material.
(4) Add +1.8V Bulk, PC48, PC193
(5) Change PR170 from 0 to 2.20hm
(6) Change PL4 PN...12/17
(7) PC188 change PN...12/17
(8) Remove PR159...12/22
(9) Add PR154, PR155 to fine tune +1.8V...12/22

PAGE 40


- (1) Change PQ49, PQ48, PQ47, PQ50, PQ51, PQ52 footprint and material.
(2) Change PR108 to 12.1K.
(3) Add VRON PullLow PR220= 10K.
(4) Change PR121 to 22K
(5) Update PL9 Footprint.
(6) Add PQ47, PQ51
(7) Add EC30/EC38 for EMI...12/17
(8) PR185, PR49, PC148, PC44 BOM change for EMI...12/17
(9) Change PJP7 footprint
(10) Change PC145, PC55 to ESR9 material for 3DMark ripple issue...12/31

PAGE 42

- (1) Add VGA core vary control for M86/M82 Config.
(2) Change PR54 from 665K to 604K; PR53 from 665K to 240K...12/21
(3) Change PR58 from 165K to 147K...12/19
(4) Change PR57 from 110K to 100K.
(5) Add +1.35V support.
(6) PC75 change PN...12/17
(7) Change PJP10, PJP11 footprint...12/17
(8) Change PL8 to 1.5uH/20A...12/19

PAGE 43

- (1) Delete Hole11, Hole12.
(2) Change HOLE23, HOLE27 to Bottom side.
(3) Change Hole5 Footprint and Side.
(4) Add EMI decoupling...12/17

5	4	3	2	1
D		PAGE 34		D
		(1) EC C-01 2/20 for LED +3.3V_LED and +5V_LED leak electricity.		
		PAGE 33		
		(2) EC C-02 2/20 KBC change to 8502JX Pin12 need add two Cap.		
		PAGE 40		
		(3) EC C-03 2/20 Change PC44 footprint.		
		PAGE 30		
		(4) EC C-04 2/20 Add Pin.17 and Pin.19 for debug port.		
		PAGE 24		
		(5) EC C-05 2/20 Change LID switch to Hall IC.		
		PAGE 32		
		(6) EC C-06 2/20 Add C680 for FAN speed issue.		
		PAGE 15		
		(7) EC C-07 2/20 Del R465 and Add R237 for SB source.		
C		PAGE 41		C
		(8) EC C-08 2/20 Add leak circuit.		
		PAGE 27		
		(9) EC C-09 2/20 Change for new card-reader IC.		
		PAGE 21		
		(10) EC C-10 2/20 Change VGA thermal IC to 781-1P8.		
		PAGE 5		
		(11) EC C-11 2/20 Change CPU thermal IC to 781-1P8.		
		PAGE 21		
		(12) EC C-12 2/20 For M86 HDMI audio issue.		
		PAGE 37		
		(13) EC C-13 2/21 For SMT open issue.		
		PAGE 26		
		(14) EC C-14 2/21 Footprint for SMT open issue.		
B				B
A				A
		<div><div><div>NB2/RD1</div></div><div><div>PROJECT : SA8</div><div>Quanta Computer Inc.</div><div><div>Size B</div><div>Document Number Change List Ver.B to Ver.C</div><div>Rev 1A</div></div><div>Date: 1</div><div>Sheet 45 of 46</div></div></div>		
5	4	3	2	1



NB2/RD1

PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number Change List Ver.B to Ver.C	Rev 1A
Date:	Sheet 45 of 46	

- (01) D1-R241 Delete for AMD request.
[PAGE 13](#)
- (02) D2-Delete PD3 for power protection.
[PAGE 42](#)
- (03) D3-Seting Gain value for TGA request.
[PAGE 28](#)
- (04) D4-4/15 Change driver from MAINON to MAIND; PQ53 P/N from BAM653N0Z03 to BAM48000040
[PAGE 39](#)
- (05) D5-Change PR13 footprint to 0603
[PAGE 38](#)
- (06) D6-Change R610 and R612 P/N to CS00003J951
[PAGE 17](#)
- (07) D7-Change PC148 footprint
[PAGE 40](#)
- (08) D8-Delete C4 and C5 for HDMI issue.
[PAGE 23](#)
- (09) D8-Add C808 varistor for ESD issue.
[PAGE 28](#)
- (10) D10-Add PR76,PR86,PQ24 and PQ25 for LCD flash.
[PAGE 41](#)
- (11) D11-Signal by pass directly for AMD request.
[PAGE 10](#)

Change PR20 value from CS31072FB10 to CS23402FB08.
Change PQ40 value and footprint from BAM48000040 to BAM14140001.
Change PQ45 value and footprint from BAM66900022 to BAM14120000.
Delete PQ46.
Change PL4 PN from DC-15A00010 to CV-15K0MZ05.
Change PR173 value from CS12213F915 to CS11273F928.
[PAGE 38 \(Power\)](#)

Delete PC106 (Don't put it in BOM).
Change PQ53 value and footprint from BAM653N0Z03 to BAM48000040 (Drive net must be "maind").
[PAGE 39 \(Power\)](#)

Change PL9 value from CV-2575TZ51 to DC-33B0M003.
Add a capacitor (CH733RY8802) at Vcore0 output.
Add a capacitor (CH733RY8802) at Vcore1 output.
PC55 and PC145 must use CH733RY8802, don't change them.
Change PR121 value from CS32202FB18 to CS41072FB11.
Change PR117 value from CS41002FB28 to CS31002FB26.
Change PR133 and PR124 value from CS31622FB27 to CS23652FB08.
Delete PR132 and PR123 (Don't put it in BOM).
[PAGE 40 \(Power\)](#)

Change PR51 and PR52 value from CS00002JB38 to CS21002JB34.
Add a capacitor (CH14706KB18) at PQ20 pin2.
Add a capacitor (CH14706KB18) at PQ19 pin2.
Change PQ20 and PQ19 pin1 from GND to 8118agnd.
Change PR54 value from CS46043F901 to CS43303F912.
Change PR53 value from CS43323F911 to CS42103F900.
Change PR58 value from CS41473F912 to CS38253F913.
Change PR57 value from CS41003F932 to CS35493F911.
Change PR55 value from CS36342FB11 to CS00002JB38.
Delete PR56 (Don't put it in BOM)
Change PR64 value from CS31102FB11 to CS41002FB28.
Change PR63 value from CS41912FB17 to CS45112FB19.
Change PC57 value from CH33302KB12 to CH24704KB19.
Change PR186 value from CS34992FB10 to CS25602FB19 (This component must put in BOM).
Change PR59 to connect to PR63.
[PAGE 42 \(Power\)](#)

- (12) D12-Add R115,R120 Reserve for AMD requement.
[PAGE 23](#)
- (13) D13-Add C828,C829,C830,C831,C832 Reserve for +VGA_CORE Power.
[PAGE 18](#)
- (14) D14-Change PR54 value from CS43303F912 to CS41503F914 for SA8 MP.
[PAGE 42 \(Power\)](#)
- (15) E1-Change C804,C805,C793,C794 value from CH23904KB13 to CH31006KB18 for blue screen 0xEA issue.
[PAGE 29](#)
- (16) E2-Change U16,R344,R342 to no stuff.
[PAGE 26](#)
- (17) E3-Change R241 to ASM.
[PAGE 13](#)
- (18) E4-Change R15,R16,R17,R18 Footprint from 0402 to 0603.
[PAGE 26](#)
- (19) E5-Change FUL P/N from AL008204000 to AL008204001.
[PAGE 26](#)
- (20) F1-PQ53 pin4 change to PQ29 pin 3 for power sequence issue.
[PAGE 39](#)
- (21) F2-PQ28 pin 2 connect to U35 pin 33(T172) for power sequence issue.
[PAGE 33,41](#)
- (22) F3-Delete PR83 for power sequence issue.
[PAGE 41](#)
- (23) F4-Change PR19 from 0 ohm to 20K ohm and PR189 From 10K to 20K ohm.
[PAGE 38,42](#)
- (24) F5-Change PC12,PC154 from no stuff to 0.22U.
[PAGE 38,42](#)
- (25) F6-Add PC79 for power sequence issue.
[PAGE 41](#)
- (26) F7-DELETE HOLE29.
[PAGE 43](#)
- (27) F8-DELETE R122,R356 0 ohm.
[PAGE 25](#)
- (28) F9-DELETE R286,R289 0 ohm.
[PAGE 6](#)
- (29) F10-DELETE R158,R160,R165,R383,R382,R117,R121,R374,R377,R601,R602,R104,R112 0 ohm
[PAGE 10](#)
- (30) F11-DELETE R416,R518 0 ohm
[PAGE 12](#)
- (31) F12-DELETE R255,R254,R242,R258,R474 0 ohm
[PAGE 13](#)
- (32) F13-DELETE R184,R422 0 ohm
[PAGE 14](#)
- (33) F14-DELETE R41 0 ohm
[PAGE 18](#)
- (34) F15-DELETE R40,R42,R43 0 ohm
[PAGE 18](#)
- (35) F16-DELETE L2,L3 0 ohm
[PAGE 23](#)
- (36) F17-DELETE C601,R363,R364
[PAGE 24](#)
- (37) F18-DELETE R482 0 ohm
[PAGE 28](#)
- (38) F19-DELETE L82 0 ohm
[PAGE 29](#)
- (39) F20-DELETE R502,R503,R507,R509,R534,R536 0 ohm
[PAGE 30](#)
- (40) F21-DELETE R267,R268 0 ohm
[PAGE 31](#)
- (41) F22-DELETE R538,R540 0 ohm
[PAGE 31](#)
- (42) F23-DELETE R552 0 ohm
[PAGE 33](#)
- (43) F24-DELETE R307,R308 0 ohm
[PAGE 34](#)
- (44) F25-DELETE R402,R403 0 ohm
[PAGE 35](#)
- (45) F26-Add R618 pull low for PCB Rev: F
[PAGE 33](#)
- (46) F27-DELETE RP50,RP49,RP48,RP52,RP51,RP47,RP46,RP43,RP44,RP45 0 ohm
[PAGE 02](#)
- (47) F28-Change R15,R16,R17,R18 Footprint from 0603 to 0805.
[PAGE 26](#)

- (48) F29-Change R311,R313,R312 from no stuff to 180ohm for EMI.
[PAGE 23](#)
- (50) F30-PR30,PR34,PR44,PR45,PR46 change from 0Q to short pad.
[PAGE 37](#)
- (51) F31-PR10 change from 0Q to short pad.
[PAGE 38](#)
- (52) F32-Add PC6 (100P/50V/NPO_4)
[PAGE 38](#)
- (53) F33-Delete PC120, PC121
[PAGE 38](#)
- (54) F34-PR161 change from 0Q to short pad.
[PAGE 39](#)
- (55) F35-PR110 change from 0Q to short pad.
[PAGE 40](#)
- (56) F36-PR69 change from 0Q to short pad.
[PAGE 42](#)
- (57) F37-Delete PR51, PR52, PC202, PC203
[PAGE 42](#)
- (58) F38-
[PAGE](#)
- (59) F39-
[PAGE](#)
- (60) F40-
[PAGE](#)
- (61) F41-
[PAGE](#)